"A Novel Very Low Voltage Topology to implement MCML XOR Gates."

Davide Bellizia et al. (2018)

Details and statistics

DOI: 10.1109/PRIME.2018.8430320

access: closed

type: Conference or Workshop Paper

metadata version: 2018-08-15

a service of  Schloss Dagstuhl - Leibniz Center for Informatics