"Self-Timed Power Gating for Ultra-Low-Power Pipeline Circuit."

Shuji Sannomiya et al. (2009)

> Home

Details and statistics

DOI: —

access: unavailable

type: Conference or Workshop Paper

metadata version: 2009-10-30

- no documents available
- export record
  dblp key:
  - conf/pdpta/SannomiyaMSIN09
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/pdpta/SannomiyaMSIN09
Shuji Sannomiya, Kei Miyagi, Keiichi Sakai, Makoto Iwata, Hiroaki Nishikawa:
Self-Timed Power Gating for Ultra-Low-Power Pipeline Circuit. PDPTA 2009: 575-580

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.