"A Self-Timed Pipeline Circuit for Low-Power Surrounding LSI Chips."

Shuji Sannomiya, Kazuhiro Komatsu, Makoto Iwata (2007)

> Home

Details and statistics

DOI: —

access: unavailable

type: Conference or Workshop Paper

metadata version: 2007-12-12

- no documents available
- export record
  dblp key:
  - conf/pdpta/SannomiyaKI07
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/pdpta/SannomiyaKI07
Shuji Sannomiya, Kazuhiro Komatsu, Makoto Iwata:
A Self-Timed Pipeline Circuit for Low-Power Surrounding LSI Chips. PDPTA 2007: 613-622

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.