"Variable-accuracy bit-serial multiplication with row bypassing for ultra ..."

Yue Lu, Tom J. Kazmierski (2017)

> Home

Details and statistics

DOI: 10.1109/NORCHIP.2017.8124976

access: closed

type: Conference or Workshop Paper

metadata version: 2018-03-12

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/norchip/LuK17
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/norchip/LuK17
Yue Lu, Tom J. Kazmierski:
Variable-accuracy bit-serial multiplication with row bypassing for ultra low power. NORCAS 2017: 1-6

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.