"Exploration of FPGA architectures for tight coupled accelerators in a 22nm ..."

Heiner Bauer et al. (2017)

> Home

Details and statistics

DOI: 10.1109/NORCHIP.2017.8124946

access: closed

type: Conference or Workshop Paper

metadata version: 2022-04-09

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/norchip/BauerHPWMSE17
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/norchip/BauerHPWMSE17
Heiner Bauer, Sebastian Höppner, Johannes Partzsch, Dennis Walter, Christian Mayr, Florian Schraut, Holger Eisenreich:
Exploration of FPGA architectures for tight coupled accelerators in a 22nm FDSOI technology. NORCAS 2017: 1-6

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.