"A 10-bit 400 MS/s asynchronous SAR ADC using dual-DAC architecture for ..."

Qingjun Fan, Jinghong Chen (2017)

> Home

Details and statistics

DOI: 10.1109/MWSCAS.2017.8052990

access: closed

type: Conference or Workshop Paper

metadata version: 2020-03-25

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/mwscas/FanC17
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/mwscas/FanC17
Qingjun Fan, Jinghong Chen:
A 10-bit 400 MS/s asynchronous SAR ADC using dual-DAC architecture for speed enhancement. MWSCAS 2017: 583-586

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.