default search action
"Low voltage CMOS timing generator using array of digital delay lock loops."
S. Balaji, K. S. Srinivasan (2012)
- S. Balaji, K. S. Srinivasan:
Low voltage CMOS timing generator using array of digital delay lock loops. MWSCAS 2012: 242-245
manage site settings
To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.