"Combining Mentor Graphics? HDL Designer FPGA Flow with a Reconfigurable ..."

Raymond Hoare, Shen Chih Tung (2003)

> Home

Details and statistics

DOI: 10.1109/MSE.2003.1205286

access: closed

type: Conference or Workshop Paper

metadata version: 2023-03-24

- view
  authority control:
- export record
  dblp key:
  - conf/mse/HoareT03
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/mse/HoareT03
Raymond Hoare, Shen Chih Tung:
Combining Mentor Graphics? HDL Designer FPGA Flow with a Reconfigurable System on a Programmable Chip, Educational Opportunity or Insanity? MSE 2003: 128-130

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.