"A Fast-Lock, Low Jitter, High-Speed Half-Rate CDR Architecture with a ..."

Zaher Kakehbra et al. (2019)

> Home

Details and statistics

DOI: 10.23919/MIXDES.2019.8787120

access: closed

type: Conference or Workshop Paper

metadata version: 2021-10-14

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/mixdes/KakehbraMKD19
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/mixdes/KakehbraMKD19
Zaher Kakehbra, Morteza Mousazadeh, Abdollah Khoei, Ali Dadashi:
A Fast-Lock, Low Jitter, High-Speed Half-Rate CDR Architecture with a Composite Phase Detector (CPD). MIXDES 2019: 141-146

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.