"FPGA Design and Implementation of Driving Lane Detection on Zynq-7000 SoC."

M. Martin et al. (2021)

> Home

Details and statistics

DOI: 10.23919/MIPRO52101.2021.9596986

access: closed

type: Conference or Workshop Paper

metadata version: 2023-03-21

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/mipro/MartinGSK21
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/mipro/MartinGSK21
M. Martin, Ratko Grbic, Milos Subotic, Ivan Kastelan:
FPGA Design and Implementation of Driving Lane Detection on Zynq-7000 SoC. MIPRO 2021: 1004-1009

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.