"Interconnect-Memory Challenges for Multi-chip, Silicon Interposer Systems."

Gabriel H. Loh et al. (2015)

> Home

Details and statistics

DOI: 10.1145/2818950.2818951

access: closed

type: Conference or Workshop Paper

metadata version: 2024-05-07

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/memsys/LohJKE15
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/memsys/LohJKE15
Gabriel H. Loh, Natalie D. Enright Jerger, Ajaykumar Kannan, Yasuko Eckert:
Interconnect-Memory Challenges for Multi-chip, Silicon Interposer Systems. MEMSYS 2015: 3-10

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.