"SIMT-based Logic Layers for Stacked DRAM Architectures: A Prototype."

Chad D. Kersey, Sudhakar Yalamanchili, Hyesoon Kim (2015)

> Home

Details and statistics

DOI: 10.1145/2818950.2818954

access: closed

type: Conference or Workshop Paper

metadata version: 2018-11-06

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/memsys/KerseyYK15
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/memsys/KerseyYK15
Chad D. Kersey, Sudhakar Yalamanchili, Hyesoon Kim:
SIMT-based Logic Layers for Stacked DRAM Architectures: A Prototype. MEMSYS 2015: 29-30

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.