"Efficient STT-RAM last-level-cache architecture to replace DRAM cache."

Fazal Hameed, Christian Menard, Jerónimo Castrillón (2017)

> Home

Details and statistics

DOI: 10.1145/3132402.3132414

access: closed

type: Conference or Workshop Paper

metadata version: 2024-02-05

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/memsys/HameedMC17
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/memsys/HameedMC17
Fazal Hameed, Christian Menard, Jerónimo Castrillón:
Efficient STT-RAM last-level-cache architecture to replace DRAM cache. MEMSYS 2017: 141-151

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.