"Single clock square root algorithm based on binomial series and its FPGA ..."

Tomás Bagala et al. (2018)

> Home

Details and statistics

DOI: 10.1109/MECO.2018.8406022

access: closed

type: Conference or Workshop Paper

metadata version: 2023-09-30

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/meco/BagalaFHKOSS18
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/meco/BagalaFHKOSS18
Tomás Bagala, Adam Fibich, Miroslav Hagara, Peter Kubinec, Oldrich Ondrácek, Vladimir Stofanik, Radovan Stojanovic:
Single clock square root algorithm based on binomial series and its FPGA implementation. MECO 2018: 1-4

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.