"FPGA based Adaptive Hardware Acceleration for Multiple Deep Learning Tasks."

Yufan Lu et al. (2021)

> Home

Details and statistics

DOI: 10.1109/MCSOC51149.2021.00038

access: closed

type: Conference or Workshop Paper

metadata version: 2022-02-11

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/mcsoc/LuZSEM21
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/mcsoc/LuZSEM21
Yufan Lu, Xiaojun Zhai, Sangeet Saha, Shoaib Ehsan, Klaus D. McDonald-Maier:
FPGA based Adaptive Hardware Acceleration for Multiple Deep Learning Tasks. MCSoC 2021: 204-209

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.