"On the Design of a Hardware-Software Architecture for Acceleration of ..."

Lázaro Bustio-Martínez et al. (2010)

> Home

Details and statistics

DOI: 10.1007/978-3-642-15992-3_30

access: open

type: Conference or Workshop Paper

metadata version: 2019-06-02

- view
  - electronic edition via DOI (open access)
  authority control:
- export record
  dblp key:
  - conf/mcpr2/Bustio-MartinezCPU10
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/mcpr2/Bustio-MartinezCPU10
Lázaro Bustio-Martínez, René Cumplido, José Hernández Palancar, Claudia Feregrino Uribe:
On the Design of a Hardware-Software Architecture for Acceleration of SVM's Training Phase. MCPR 2010: 281-290

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.