"Using Transformations and Verification in Circuit Design."

James B. Saxe et al. (1992)

> Home

Details and statistics

DOI: —

access: unavailable

type: Conference or Workshop Paper

metadata version: 2003-02-20

- no documents available
- export record
  dblp key:
  - conf/larch/SaxeGHG92
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/larch/SaxeGHG92
James B. Saxe, John V. Guttag, James J. Horning, Stephen J. Garland:
Using Transformations and Verification in Circuit Design. Larch 1992: 201-226

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.