"Verification of Physical Chip Layouts Using GDSII Design Data."

Aayush Singla, Bernhard Lippmann, Helmut Graeb (2019)

> Home

Details and statistics

DOI: 10.1109/IVSW.2019.8854432

access: closed

type: Conference or Workshop Paper

metadata version: 2019-10-08

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/ivsw/SinglaLG19
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/ivsw/SinglaLG19
Aayush Singla, Bernhard Lippmann, Helmut Graeb:
Verification of Physical Chip Layouts Using GDSII Design Data. IVSW 2019: 55-60

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.