"Automatic Modelling of MOS Transistor Networks for Test Pattern Generation."

Chantal Vivier, Georges Fournie (1986)

> Home

Details and statistics

DOI: —

access: unavailable

type: Conference or Workshop Paper

metadata version: 2002-10-22

- no documents available
- export record
  dblp key:
  - conf/itc/VivierF86
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/itc/VivierF86
Chantal Vivier, Georges Fournie:
Automatic Modelling of MOS Transistor Networks for Test Pattern Generation. ITC 1986: 340-349

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.