"BIST-RM: BIST-assisted reliability management of SoCs using on-chip clock ..."

Mehdi Sadi et al. (2016)

> Home

Details and statistics

DOI: 10.1109/TEST.2016.7805862

access: closed

type: Conference or Workshop Paper

metadata version: 2021-11-30

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/itc/SadiCTCWT16
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/itc/SadiCTCWT16
Mehdi Sadi, Gustavo K. Contreras, Dat Tran, Jifeng Chen, LeRoy Winemberg, Mark M. Tehranipoor:
BIST-RM: BIST-assisted reliability management of SoCs using on-chip clock sweeping and machine learning. ITC 2016: 1-10

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.