"A Hierarchical DFT Architecture for Chip, Board and System Test/Debug."

Charles Njinda (2004)

> Home

Details and statistics

DOI: 10.1109/TEST.2004.1387379

access: closed

type: Conference or Workshop Paper

metadata version: 2023-03-23

- view
  authority control:
- export record
  dblp key:
  - conf/itc/Njinda04
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/itc/Njinda04
Charles Njinda:
A Hierarchical DFT Architecture for Chip, Board and System Test/Debug. ITC 2004: 1061-1071

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.