"Testing for Timing Faults in Synchronous Sequential Integrated Circuits."

Yashwant K. Malaiya, Ramesh Narayanaswamy (1983)

> Home

Details and statistics

DOI: —

access: unavailable

type: Conference or Workshop Paper

metadata version: 2002-11-05

- no documents available
- export record
  dblp key:
  - conf/itc/MalaiyaN83
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/itc/MalaiyaN83
Yashwant K. Malaiya, Ramesh Narayanaswamy:
Testing for Timing Faults in Synchronous Sequential Integrated Circuits. ITC 1983: 560-573

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.