"5nm FinFET Standard Cell Library Optimization and Circuit Synthesis in ..."

Qing Xie et al. (2014)

> Home

Details and statistics

DOI: 10.1109/ISVLSI.2014.101

access: closed

type: Conference or Workshop Paper

metadata version: 2025-11-15

- view
  authority control:
- export record
  dblp key:
  - conf/isvlsi/XieLWDSGP14
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/isvlsi/XieLWDSGP14
Qing Xie, Xue Lin, Yanzhi Wang, Mohammad Javad Dousti, Alireza Shafaei, Majid Ghasemi-Gol, Massoud Pedram:
5nm FinFET Standard Cell Library Optimization and Circuit Synthesis in Near-and Super-Threshold Voltage Regimes. ISVLSI 2014: 424-429

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.