"Architecture for Dual-Mode Quadruple Precision Floating Point Adder."

Manish Kumar Jaiswal, B. Sharat Chandra Varma, Hayden Kwok-Hay So (2015)

> Home

Details and statistics

DOI: 10.1109/ISVLSI.2015.70

access: closed

type: Conference or Workshop Paper

metadata version: 2023-03-24

- view
  authority control:
- export record
  dblp key:
  - conf/isvlsi/JaiswalVS15
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/isvlsi/JaiswalVS15
Manish Kumar Jaiswal, B. Sharat Chandra Varma, Hayden Kwok-Hay So:
Architecture for Dual-Mode Quadruple Precision Floating Point Adder. ISVLSI 2015: 249-254

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.