"Integrated Gate and Wire Sizing at Post Layout Level."

Narender Hanchate, Nagarajan Ranganathan (2007)

Details and statistics

DOI: 10.1109/ISVLSI.2007.59

access: closed

type: Conference or Workshop Paper

metadata version: 2023-03-24

a service of  Schloss Dagstuhl - Leibniz Center for Informatics