"Efficient Link Architecture for On-Chip Serial links and Networks."

J. Balachandran et al. (2006)

Details and statistics

DOI: 10.1109/ISSOC.2006.322013

access: closed

type: Conference or Workshop Paper

metadata version: 2023-09-30

a service of  Schloss Dagstuhl - Leibniz Center for Informatics