default search action
"Architecture efficiency of application-specific processors: A 170Mbit/s ..."
Rachid Al-Khayat, Amer Baghdadi, Michel Jézéquel (2012)
- Rachid Al-Khayat, Amer Baghdadi, Michel Jézéquel:
Architecture efficiency of application-specific processors: A 170Mbit/s 0.644mm2 multi-standard turbo decoder. ISSoC 2012: 1-7
manage site settings
To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.