"A double data rate 8T-cell SRAM architecture for systems-on-chip."

Saleh Abdel-Hafeez, Mohammad Shatnawi, Ann Gordon-Ross (2012)

> Home

Details and statistics

DOI: 10.1109/ISSOC.2012.6376347

access: closed

type: Conference or Workshop Paper

metadata version: 2017-06-15

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/issoc/Abdel-HafeezSG12
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/issoc/Abdel-HafeezSG12
Saleh Abdel-Hafeez, Mohammad Shatnawi, Ann Gordon-Ross:
A double data rate 8T-cell SRAM architecture for systems-on-chip. ISSoC 2012: 1-4

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.