"A 2.0Gb/s clock-embedded interface for full-HD 10b 120Hz LCD drivers with ..."

Koichi Yamaguchi et al. (2009)

> Home

Details and statistics

DOI: 10.1109/ISSCC.2009.4977373

access: closed

type: Conference or Workshop Paper

metadata version: 2017-05-17

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/isscc/YamguchiHNSMH09
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/isscc/YamguchiHNSMH09
Koichi Yamaguchi, Yoshihiko Hori, Keiichi Nakajima, Kazumasa Suzuki, Masayuki Mizuno, Hiroshi Hayama:
A 2.0Gb/s clock-embedded interface for full-HD 10b 120Hz LCD drivers with 1/5-rate noise-tolerant phase and frequency recovery. ISSCC 2009: 192-193

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.