"15.6 A 160MHz-BW 72dB-DR 40mW continuous-time ΔΣ modulator in ..."

Su-Hao Wu et al. (2016)

> Home

Details and statistics

DOI: 10.1109/ISSCC.2016.7418016

access: closed

type: Conference or Workshop Paper

metadata version: 2017-05-17

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/isscc/WuKLCT16
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/isscc/WuKLCT16
Su-Hao Wu, Tsung-Kai Kao, Zwei-Mei Lee, Ping Chen, Jui-Yuan Tsai:
15.6 A 160MHz-BW 72dB-DR 40mW continuous-time ΔΣ modulator in 16nm CMOS with analog ISI-reduction technique. ISSCC 2016: 280-281

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.