"A Third-Generation 65nm 16-Core 32-Thread Plus 32-Scout-Thread CMT ..."

Marc Tremblay, Shailender Chaudhry (2008)

> Home

Details and statistics

DOI: 10.1109/ISSCC.2008.4523067

access: closed

type: Conference or Workshop Paper

metadata version: 2017-05-17

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/isscc/TremblayC08
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/isscc/TremblayC08
Marc Tremblay, Shailender Chaudhry:
A Third-Generation 65nm 16-Core 32-Thread Plus 32-Scout-Thread CMT SPARC® Processor. ISSCC 2008: 82-83

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.