"A 570fsrms integrated-jitter ring-VCO-based 1.21GHz PLL with hybrid loop."

Akihide Sai, Takafumi Yamaji, Tetsuro Itakura (2011)

> Home

Details and statistics

DOI: 10.1109/ISSCC.2011.5746236

access: closed

type: Conference or Workshop Paper

metadata version: 2017-05-17

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/isscc/SaiYI11
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/isscc/SaiYI11
Akihide Sai, Takafumi Yamaji, Tetsuro Itakura:
A 570fsrms integrated-jitter ring-VCO-based 1.21GHz PLL with hybrid loop. ISSCC 2011: 98-100

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.