Stop the war!
Остановите войну!
for scientists:
default search action
"19.7 A 65nm CMOS ADPLL with 360µW 1.6ps-INL SS-ADC-based ..."
Akihide Sai et al. (2016)
- Akihide Sai, Satoshi Kondo, Tuan Thanh Ta, Hidenori Okuni, Masanori Furuta, Tetsuro Itakura:
19.7 A 65nm CMOS ADPLL with 360µW 1.6ps-INL SS-ADC-based period-detection-free TDC. ISSCC 2016: 336-337
manage site settings
To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.