"A Modular All-Digital PLL Architecture Enabling Both 1-to-2GHz and ..."

Alexander V. Rylyakov et al. (2008)

> Home

Details and statistics

DOI: 10.1109/ISSCC.2008.4523284

access: closed

type: Conference or Workshop Paper

metadata version: 2019-07-10

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/isscc/RylyakovTTPAF08
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/isscc/RylyakovTTPAF08
Alexander V. Rylyakov, José A. Tierno, Didem Zeliha Turker, Jean-Olivier Plouchart, Herschel A. Ainspan, Daniel J. Friedman:
A Modular All-Digital PLL Architecture Enabling Both 1-to-2GHz and 24-to-32GHz Operation in 65nm CMOS. ISSCC 2008: 516-517

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.