"15.8 A 22nm 10.8Mb Embedded STT-MRAM Macro Achieving over 200MHz ..."

Tomoya Ogawa et al. (2024)

> Home

Details and statistics

DOI: 10.1109/ISSCC49657.2024.10454409

access: closed

type: Conference or Workshop Paper

metadata version: 2025-03-03

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/isscc/OgawaMTSITKSMIK24
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/isscc/OgawaMTSITKSMIK24
Tomoya Ogawa, Ken Matsubara, Yasuhiko Taito, Tomoya Saito, Masayuki Izuna, Koichi Takeda, Yoshinobu Kaneda, Takahiro Shimoi, Hidenori Mitani, Takashi Ito, Takashi Kono:
15.8 A 22nm 10.8Mb Embedded STT-MRAM Macro Achieving over 200MHz Random-Read Access and a 10.4MB/s Write Throughput with an In-Field Programmable 0.3Mb MTJ-OTP for High-End MCUs. ISSCC 2024: 290-292

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.