default search action
"100Gb/s ethernet chipsets in 65nm CMOS technology."
Jhih-Yu Jiang et al. (2013)
- Jhih-Yu Jiang, Ping-Chuan Chiang, Hao-Wei Hung, Chen-Lun Lin, Ty Yoon, Jri Lee:
100Gb/s ethernet chipsets in 65nm CMOS technology. ISSCC 2013: 120-121
manage site settings
To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.