"A 14b 40MS/s Redundant SAR ADC with 480MHz Clock in 0.13pm CMOS."

M. Hesener et al. (2007)

Details and statistics

DOI: 10.1109/ISSCC.2007.373387

access: closed

type: Conference or Workshop Paper

metadata version: 2017-05-17

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.