"16.5 A Synthesizable Design-Agnostic Timing Fault Injection Monitor ..."

Yan He, Kaiyuan Yang (2024)

> Home

Details and statistics

DOI: 10.1109/ISSCC49657.2024.10454280

access: closed

type: Conference or Workshop Paper

metadata version: 2024-10-06

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/isscc/HeY24
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/isscc/HeY24
Yan He, Kaiyuan Yang:
16.5 A Synthesizable Design-Agnostic Timing Fault Injection Monitor Covering 2MHz to 1.26GHz Clocks in 65nm CMOS. ISSCC 2024: 304-306

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.