"A sub-2W 10GBase-T analog front-end in 40nm CMOS process."

Tarun Gupta et al. (2012)

Details and statistics

DOI: 10.1109/ISSCC.2012.6177068

access: closed

type: Conference or Workshop Paper

metadata version: 2017-05-17

a service of  Schloss Dagstuhl - Leibniz Center for Informatics