"4.6 A 65nm CMOS 6.4-to-29.2pJ/FLOP@0.8V shared logarithmic floating point ..."

Michael Gautschi et al. (2016)

Details and statistics

DOI: 10.1109/ISSCC.2016.7417917

access: closed

type: Conference or Workshop Paper

metadata version: 2020-03-27

a service of  Schloss Dagstuhl - Leibniz Center for Informatics