"13.2 A 32Gb 8.0Gb/s/pin DDR5 SDRAM with a Symmetric-Mosaic Architecture in ..."

IkJoon Choi et al. (2024)

Details and statistics

DOI: 10.1109/ISSCC49657.2024.10454327

access: closed

type: Conference or Workshop Paper

metadata version: 2024-03-19

a service of  Schloss Dagstuhl - Leibniz Center for Informatics