"A Combined Dynamic and Static Frequency Divider for a 40GHz PLL in 80nm CMOS."

George von Büren et al. (2006)

> Home

Details and statistics

DOI: 10.1109/ISSCC.2006.1696310

access: closed

type: Conference or Workshop Paper

metadata version: 2020-06-09

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/isscc/BurenKEHSJ06
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/isscc/BurenKEHSJ06
George von Büren, Christian Kromer, Frank Ellinger, Alex Huber, Martin L. Schmatz, Heinz Jäckel:
A Combined Dynamic and Static Frequency Divider for a 40GHz PLL in 80nm CMOS. ISSCC 2006: 2462-2471

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.