"A 2.5GHz 2.2mW/25µW on/off-state power 2psrms-long-term-jitter ..."

Tejasvi Anand et al. (2013)

> Home

Details and statistics

DOI: 10.1109/ISSCC.2013.6487724

access: closed

type: Conference or Workshop Paper

metadata version: 2017-05-17

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/isscc/AnandTEYH13
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/isscc/AnandTEYH13
Tejasvi Anand, Mrunmay Talegaonkar, Amr Elshazly, Brian Young, Pavan Kumar Hanumolu:
A 2.5GHz 2.2mW/25µW on/off-state power 2psrms-long-term-jitter digital clock multiplier with 3-reference-cycles power-on time. ISSCC 2013: 256-257

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.