"Switch level optimization of digital CMOS gate networks."

Leomar S. da Rosa Jr. et al. (2009)

Details and statistics

DOI: 10.1109/ISQED.2009.4810315

access: closed

type: Conference or Workshop Paper

metadata version: 2023-03-23

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.