"A 12-Bit 3.3MS/S pipeline cyclic ADC with correlated level shifting technique."

Koken Chin et al. (2017)

> Home

Details and statistics

DOI: 10.1109/ISPACS.2017.8266549

access: closed

type: Conference or Workshop Paper

metadata version: 2021-10-14

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/ispacs/ChinMWTSMH17
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/ispacs/ChinMWTSMH17
Koken Chin, Yuta Mishima, Yuki Watanabe, Hiroyuki Tsuchiya, Hao San, Tatsuji Matsuura, Masao Hotta:
A 12-Bit 3.3MS/S pipeline cyclic ADC with correlated level shifting technique. ISPACS 2017: 602-605

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.