"Multi-channel multi-gigabit PRBS generator with a built-in clock in ..."

Chi-Hsien Wu et al. (2017)

> Home

Details and statistics

DOI: 10.1109/ISOCC.2017.8368893

access: closed

type: Conference or Workshop Paper

metadata version: 2025-04-01

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/isocc/WuJTCL17
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/isocc/WuJTCL17
Chi-Hsien Wu, Jau-Ji Jou, Hsin-Wen Ting, Shao-I Chu, Bing-Hong Liu:
Multi-channel multi-gigabit PRBS generator with a built-in clock in 0.18-μm CMOS technology. ISOCC 2017: 276-277

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.