"A High-Performance, Low-Power 8-Bit Full-Adder Using 8+T ..."

Jihyung Jung, Youngmin Kim (2022)

> Home

Details and statistics

DOI: 10.1109/ISOCC56007.2022.10031417

access: closed

type: Conference or Workshop Paper

metadata version: 2023-02-15

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/isocc/JungK22
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/isocc/JungK22
Jihyung Jung, Youngmin Kim:
A High-Performance, Low-Power 8-Bit Full-Adder Using 8⁺T Differential SRAM for Computation-inMemory. ISOCC 2022: 131-132

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.