"A 7.68 GHz Fast-Lock Low-Jitter Digital MDLL."

Junghoon Jin et al. (2021)

> Home

Details and statistics

DOI: 10.1109/ISOCC53507.2021.9613940

access: closed

type: Conference or Workshop Paper

metadata version: 2023-02-12

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/isocc/JinKCLRCK21
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/isocc/JinKCLRCK21
Junghoon Jin, Seungjun Kim, Sunguk Choi, Pil-Ho Lee, Sang-jae Rhee, Ki-hwan Choi, Jongsun Kim:
A 7.68 GHz Fast-Lock Low-Jitter Digital MDLL. ISOCC 2021: 311-312

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.