"A Multi-Bit In-Memory-Computing SRAM Macro Using Column-Wise Charge ..."

Changseon Chae et al. (2021)

> Home

Details and statistics

DOI: 10.1109/ISOCC53507.2021.9613934

access: closed

type: Conference or Workshop Paper

metadata version: 2021-12-06

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/isocc/ChaeKCP21
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/isocc/ChaeKCP21
Changseon Chae, Subin Kim, Jonghang Choi, Jun-Eun Park:
A Multi-Bit In-Memory-Computing SRAM Macro Using Column-Wise Charge Redistribution for DNN Inference in Edge Computing Devices. ISOCC 2021: 421-422

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.