"How to Cope with Slow Transistors in the Top-tier of Monolithic 3D ICs: ..."

Sandeep Kumar Samal et al. (2016)

> Home

Details and statistics

DOI: 10.1145/2934583.2934643

access: closed

type: Conference or Workshop Paper

metadata version: 2022-10-02

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/islped/SamalNlBL16
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/islped/SamalNlBL16
Sandeep Kumar Samal, Deepak Nayak, Motoi Ichihashi, Srinivasa Banna, Sung Kyu Lim:
How to Cope with Slow Transistors in the Top-tier of Monolithic 3D ICs: Design Studies and CAD Solutions. ISLPED 2016: 320-325

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.